Gallium nitride/gallium oxide GaN/Ga 2 O 3 nanowire metal-oxide-semiconductor field-effecttransistors are shown to operate at an average electron velocity of $1.24 Â 10 7 cm/s and thresholdvoltage roll-off of À0.2 V as the transistor gate length L g reduced from 500 to 50 nm. Improvement of saturation current to 120 lA and unity current/power-gain cut-off frequency to 150/180 GHz is observed on L g ¼ 50 nm devices. Our study reveals the advantages of using (i) polarization-induced positive charges and high-k dielectric at the {1 10 1}GaN/{002}Ga 2 O 3 interface to provide carrier confinement and to shield the drain field, and (ii) polarization-induced negative charges at the (0001)GaN/sapphire interface to form a back-barrier to suppress leakage and improve the shortchannel transport properties. V C 2012 American Institute of Physics.
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Control of carrier transport to ensure transistor operation in the cut-off or saturation regime becomes a challenging issue when device scaling continues. In a planar-type metaloxide-semiconductor field-effect-transistor (MOSFET), short channel effects arise as the proximity between the drain and the source affects the gate control of carrier transport in the channel.
1 Analysis indicates that the electrostatic potential would be partially controlled by the drain bias as the gate length (L g ) reduces.
2 It can lead to adverse effects such as threshold voltage roll-off, increase of substrate leakage current, and decrease in the transistor transconductance. Conventional wisdom has suggested a strategy of reducing the transistor's gate-to-channel distance to suppress the short channel effects. This approach, however, raises other issues, such as the increase of gate leakage and the decrease of carrier mobility.
3 Alternative transistor structures, invoking double-, triple-, or surrounding-gate and thin channel on insulator substrates, are shown to modify the electrostatic potential distribution and protect the channel from being encroached on by the field lines emanating from the drain. 4 Such two-dimensional (2D) or three-dimensional (3D) gate designs can mitigate the aspect ratio effect which constrains the performance of planar type thin-body and short-channel transistors. 5 It motivates the study of nanowire (NW) transistors to expand the scope of Moore's Law of Scaling. 6 Recent demonstration of silicon/germanium NW transistors 7 and circuits 8 highlighted such research activity. On the other hand, research interest has been found in using high mobility III-V NWs as solutions for high-speed electronic applications. 9 Study on the indium arsenide NW transistors, however, has shown that the corresponding current-carrying capability is three-orders of magnitude lower than its planar counterpart. 10 Similar behavior can also be found on the wide bandgap aluminum gallium nitride/ gallium nitride AlGaN/GaN NW transistors whose radio frequency (RF) response and direct current-voltage (I-V) characteristics were inferior to the planar-type devices.
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Scattering mechanisms, caused by surface/interface roughness 12 and interfacial charge, 13 have been suggested responsible for the deterioration of transport properties in these NW transistors. It reflects the long-standing issue that lack of surface passivation would impede the III-V materials development and device applications. 14, 15 In this work, we investigate the scaling issues on short channel [11 20 ]-gallium nitride (GaN)/gallium oxide (Ga 2 O 3 ) nanowire metal-oxide-semiconductor field effect transistors (NW-MOSFETs) grown on the c-plane of sapphire substrates. As L g is reduced from 500 to 50 nm, we observe insignificant roll-off in the transistor's threshold voltage DV t $ À0.2 V with the drain-induced barrier lowering (DIBL) factor below 35 mV/V. This concurs with a two-fold increase of the drain saturation current from 70 to 120 lA and a transconductance change from 42 to 77 lS. In the short channel regime, the cut-off frequency at unity current-gain is found to inversely scale with the device gate length and reach f t ¼ 150 GHz and an average electron velocity of 1.24 Â 10 7 cm/s at ¼ 50 nm. The mitigation of short channel effects is ascribed to the employment of high-k Ga 2 O 3 gate oxide for shielding the drain field and to the polarizationinduced charge effects at (i) the {1 10 1}GaN/{002}Ga 2 O 3 interface to introduce high mobility 2DEG, and (ii) the (0001)GaN/sapphire interface to form a back-barrier and therefore suppresses the current leakage paths.
The GaN NW samples studied in this work were grown by the gold-catalyst assisted vapor-liquid-solid (VLS) method on c-plane sapphire substrates, 16 whereas the surface-passivation layer of Ga 2 O 3 was converted from the side facets of GaN NW in a photon-enhanced chemical (PEC) oxidation process. 17 This method provides a solution at which the as-grown GaN NW can have its out-shell region transformed into Ga 2 O 3 on the same growth sapphire substrate. The details of the aforementioned processes can be found in Ref. 16 . A typical crosssectional view of a transmission electron microscope (TEM) micrograph for the GaN/Ga 2 O 3 NW sample, despite being slightly angle-polished, is illustrated in Fig. 1(a) . The as-grown [11 20 ]-GaN NW (not shown) is known to have an isosceles triangle-shaped cross-section bounded by the (0001)GaN and {1 10 1}GaN planes. 18 Geometric change to a pentagon shape of GaN NW with four of its boundaries interfaced with Ga 2 O 3 layers and the bottom side interfaced with the sapphire substrate can be found in Fig. 1(a) after it undergoes the PEC oxidization process. By taking advantages of the lattice image fringes and the selected area electron diffraction (SAED) analyses, the oxidized GaN NW in Fig. 1(b) is shown to exhibit an abrupt and crystalline (0001) GaN interface with the c-plane of sapphire substrate. Furthermore, preferential growth of {002} b-Ga 2 O 3 can be found to take place upon the semi-polar {1 10 1} GaN planes in Fig. 1(c) . The latter reveals a reaction rate-limited process at which the outer surfaces of the semipolar GaN facets are converted into crystalline b-Ga 2 O 3 passivation layers. In comparison, recent study of the thermal oxidation process on GaN NWs indicates that the crystallinity of the Ga 2 O 3 shell layer thus formed could vary from a single crystal to a poly-crystal phase as the oxygen pressure increases. 19 Details of the micro-structure analyses will be presented in a forthcoming publication.
The presence of abrupt and crystalline GaN-NW/Ga 2 O 3 and GaN-NW/sapphire interfaces represents the key features of this work in improving the transistor performance. First, scattering mechanisms caused by interface/surface roughness, 20 alloy and dislocation 21 would be largely suppressed due to structure perfection. The dominant factor in the carrier transport characteristics would then be due to the competition between the optical phonon scattering and the Coulomb screening of the polarization-induced charges.
14 Second, due to the polarization discontinuity effect associated with the abrupt GaN interfaces, one would expect to encounter positive polarization charges at the nitrogen-terminated {1 10 1}GaN/ Ga 2 O 3 interfaces and negative polarization charges at the gallium-terminated {1 101}GaN/Ga 2 O 3 and the (0001)GaN/ sapphire interfaces, respectively. 22 Combined with the charge neutrality condition, one would expect to have 2DEG induced at the {1 10 1}GaN/Ga 2 O 3 interface, whereas the electrostatic potential raised by the negative polarization charges at the gallium-terminated GaN interface can constitute an equivalent back barrier. 23 Our recent study suggests that one can take advantage of the high average carrier mobility $10 3 cm 2 /V s associated with 2DEG confined at the GaN/Ga 2 O 3 interface to construct high-speed electronic devices. 16 To explore the carrier transport properties in the short channel regime, we used the technique of electron-beam lithography to define transistors with drain-source distance L DS of 1 lm, and gate length of L g ¼ 500, 200, 100, and 50 nm on the same wafer where the [11 20 ]-GaN/Ga 2 O 3 NWs were grown. Metal lift-off was applied after deposition of nickel/ gold as the gate metal and titanium/aluminum/titanium/gold as the drain/source metal. Illustrated in Fig. 2 are the representative (a) I-V and (b) transfer curves taken upon the GaN/ Ga 2 O 3 NW-MOSFETs with various gate lengths. The data fully exhibit the transistor characteristics: with I D linearly increased with V DS followed by channel saturation. Increase of transistor's saturation current I D,sat from 70 to 120 lA as L g reduced from 500 to 50 nm can be discerned at the bias conditions of V GS ¼ 1 V and V DS ¼ 4 V in Fig. 2(a) . This concurs with the doubling of the device peak transconductance g m value, shown in the inset of Fig. 2(b) , from 42 lS of the long-gate value to 84 lS of the short gate devices. However, one can denote deterioration in the transfer characteristics The threshold voltage V t is determined by intercepting the V GS axis with a slope tangential to the transfer curve at peak g m . and g m value reduction for the L g ¼ 50 nm device with gate bias V GS increased above 0.5 V. The latter can be ascribed to the self-heating effect when the nano-structured device was driven by high current density. 24 Nevertheless, from the transfer curves, one can determine insignificant roll-off in the transistor's threshold voltage DV t $ À0.2 V as the GaN NW transistors are scaled into the short-channel regime of L g ¼ 50 nm. This comes with a DIBL factor (measured at a drain current of 10 mA/mm for V DS ¼ 1 and 4 V) below 35 mV/V as seen in the inset of Fig. 2(a) . For the planar-type GaN transistors, in comparison, shifting of the transistor's V t above À1 V (Refs. 25 and 26) and large factor of DIBL $50 mV/V are commonly observed. 27 It reflects the advantage of using thin (t ox ¼ 6 nm) high-k dielectric (e r ¼ 10) Ga 2 O 3 to shield the gate from the drain field, 28 which improves the DC transport properties in the sub-100 nm gate length regime.
The above DC analysis signifies that efficient gate control efficiency can be realized in the proposed GaN/Ga 2 O 3 NW-MOSFET structure. As a second proof of this device concept, we applied the de-embedding technique to measure the transistors' frequency response of the intrinsic current gain (f t ) and the maximum stable power gain (f max ). Referring to Fig. 3(a) , one can notice a cut-off frequency of unity gain at f t ¼ 150 GHz and f max ¼ 180 GHz for the L g ¼ 50 nm GaN/G 2 O 3 NW-MOSFET biased at the moderate voltage of V DS ¼ 4 V and V GS ¼ 1 V. Further compiled in Fig. 3(b) are the measurement-derived f t data for the short channel GaN/ Ga 2 O 3 NW-MOSFETs with L g Ϲ 200 nm. Deviation of the f t data from the 1/L g line reveals a subtlety due to the fringing field effect across the finite extension region between the gate and the drain. 29 The underlying physics is that the nonnegligible depletion region would render weighted average velocity distribution less than that underneath the physical gate length L g . By applying a 3D drift and diffusion model analysis as shown in Ref. 16 , the effective gate length can be approximately formulated as L eff $ L g þ 10t ox for GaN/ Ga 2 O 3 NW-MOSFETs with L g < 200 nm. A linear slope fitting of the latter reveals an effective velocity $1.24 Â 10 7 cm/s along the GaN NW channel, reaching 50% of the peak electron velocity expected from bulk GaN.
In summary, we demonstrate improved device performance on GaN/Ga 2 O 3 NW-MOSFETs with an insignificant V t roll-off of À0.2 V, a drain-induced barrier lowering factor less than 35 mV/V and scaling of f t to 150 GHz with L g reduced from 500 to 50 nm. These observations are ascribed to the mitigation of short channel effects due to the employment of high-k Ga 2 O 3 gate oxide to shield the drain field and the incorporation of high-mobility 2DEG at the GaN/Ga 2 O 3 interfaces and back barrier at the GaN/sapphire interface due to the polarization-induced charge effects.
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